

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/659,452	09/10/2003	Thane M. Larson	10008321-2	4904
7590 05/15/2007 HEWLETT-PACKARD COMPANY Intellectual Property Administration P.O. Box 272400 Fort Collins, CO 80527-2400			EXAMINER	
			DINH, TUAN T	
			ART UNIT	PAPER NUMBER
1 of Comms, CO 60327-2400			2841	
		•		
•			MAIL DATE	DELIVERY MODE
			05/15/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/659,452	LARSON, THANE M.				
Office Action Summary	Examiner	Art Unit				
	Tuan T. Dinh	2841				
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period v  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION  36(a). In no event, however, may a reply be soluted will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDON	ON.  timely filed  the mailing date of this communication.  IED (35 U.S.C. § 133).				
Status		•				
1) Responsive to communication(s) filed on 30 A	<u>pril 2007</u> .					
2a) This action is <b>FINAL</b> . 2b) ⊠ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>13-20 and 30-33</u> is/are pending in the 4a) Of the above claim(s) <u>30-32</u> is/are withdraw 5)□ Claim(s) <u></u> is/are allowed. 6)⊠ Claim(s) <u>13-20,33</u> is/are rejected. 7)□ Claim(s) <u></u> is/are objected to. 8)□ Claim(s) <u></u> are subject to restriction and/o	vn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomplicated any not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. Stion is required if the drawing(s) is c	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119	•					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority document: 2. Certified copies of the priority document: 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applica rity documents have been recei u (PCT Rule 17.2(a)).	ntion No ved in this National Stage				
Attachment(s)		(3)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summal Paper No(s)/Mail   5) Notice of Informal 6) Other:	Date				

#### **DETAILED ACTION**

#### Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 04/30/07 has been entered.

## Noted of claim language:

Claim 13, lines 15-17, recites "said second electrical contact area on said second side of said substrate <u>is used for</u> IC testing" is not positive claim language because the term "<u>used for</u>" which shows a <u>functional language and intended use</u> for the second contact area. Further, "the capacitor plate is connected to said second contact area of a substrate or board <u>after IC testing</u>" is inherently and well known in the art because the contact area (contact test or wiring or pattern) would be test first to make sure the contact test area has an electrical conductivity while components mounted on the substrate or board, so if the capacitor plate is connected to the contact area before the test that cause breaking pins on the test machine.

Application/Control Number: 10/659,452 Page 3

Art Unit: 2841

For claim 13, line 18, the term "selected capacitance value" of the capacitor is known in art of the electronic component. The capacitor is inherently having a capacitance value that verified or printed the value on a surface of the capacitor.

## Claim Objections

1. Claim 33 is objected to because of the following informalities:

Claim 33, line 2, the limitation of <u>"the</u> electrical model" is lack of antecedence basis. Please, correct.

Appropriate correction is required.

# Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 13, 16-20, 33 are rejected under 35 U.S.C. 102(e) as being anticipated by Kozak et al. (U.S. Patent 6,414,850) submitted by applicant.

Art Unit: 2841

As to claims 13, 16-17, Kozak et al. discloses an assembled substrate, which is a PCB, as shown in figures 1-7 comprising:

a substrate (114) having first and second sides (top and bottom surfaces), and first and second electrical contact areas (134) on said first and second sides; an electrical component (112), which is a BGA device (column 4, line 26) having a plurality of leads (ball pads underneath of the chip 112) electrically connected to said first electrical contact area of said substrate (114); and

a capacitor plate (412, column 4, lines 33-34) electrically connected to said second electrical contact area on said second side of said substrate (114) substantially opposite said first electrical contact area of said substrate and is used for (intended use) in-circuit (IC) testing;

the capacitor plate (412) inherently having a selected value (the value has been selected by the manufacturing whom made the capacitor (vender). Further on column 4, lines 37-40 of Kozak et al that disclose the selected capacitance value of the capacitor depended on layers laminated on. Thus, the capacitor plate (412) has a selected value, and wherein the capacitor plate (412) as shown in figure 6 that comprises a ground plane/ a plurality of ground planes (612b, 612c) and a power plane/ a plurality of power planes (614a, 614b), the power and ground planes disposed between first and second pair of dielectric layers (618a-618e), and a first contact pad connected to the ground plane (the pad formed on a ground via 622) and a second pad connected to the power plane (the pad formed on a power via 626).

Application/Control Number: 10/659,452 Page 5

Art Unit: 2841

As to claim 18, Kozak et al. discloses said capacitor plate (412) having a plurality of layers of dielectric material (618a-e-figure 6) separating a plurality layers of conductive material (612a-c and 614a-c, see figure 6), see column 4, lines 55-59.

As to claim 19, Kozak discloses said capacitor plate (412) comprises: a plurality of conductive power and ground planes (614, 612), wherein said plurality of conductive power and ground planes are separated by one or more dielectric layers (618) including a dielectric layer chosen from a ceramic.

As to claim 20, Kozak discloses said capacitor plate (412) is attached by solder to said second electrical contact area on said second side of said substrate (114).

As to claim 33, Kozak et al. disclose the capacitor (412) having a model (vender name) that created by a computer aided design software (for example, print a label that verify the name and value of the capacitor).

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kozak et al. ('850) in view of Kabadi (U.S. Patent 6,097,609), and further in view of Wisser (U.S. patent 3,721,941).

Application/Control Number: 10/659,452

Art Unit: 2841

As to claim 14, Kozak discloses all of the limitations of the claimed invention, except for a first interposer (or socket) between said component and said first electrical contact area on said first side of said substrate; and a second interposer (or socket) between said capacitor plate and said second electrical contact area on said second side of said substrate.

Kabadi teaches a dual socket for two components (320, 360-fgure 4), and further Wisser shows a multiple socket with pins feeding through a PCB (21, see figures 1-2).

Therefore, It would have been obvious to one having ordinary skill in the art at the time the invention was made to have teaching of Kobadi and Wisser employ in the substrate of Kozak et al. in order to perform interconnections between components on board without any manner damage.

## Response to Arguments

6. Applicant's arguments filed 04/30/07 have been fully considered but they are not persuasive.

Applicant argues:

Kozak does not disclose ground and power planes each is connected to first and second contact pads respectively.

Examiner disagrees because the ground and power planes (612, 614) each connected to ground and power vias (622, 626) and the pads formed on top or bottom surface of the vias.

Therefore, the examiner believes the Office action is proper.

Art Unit: 2841

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reichard Dean can be reached on 571-272-1984. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tuan Dinh May 11, 2007.

TUAN T. DINH PRIMARY EXAMINER